

**AMENDMENTS TO THE SPECIFICATION**

Please edit the paragraph beginning on page 1, line 3 as follows:

This application is a continuation of U.S. patent application serial no. 09/475,029 filed December 30, 1999 (now U.S. Patent No. 6,665,792) which is a continuation-in-part of U.S. patent application serial no. 09/106,857, filed June 30, 1998 and entitled "Computer Processor With a Replay System" which is a continuation-in-part of application serial no. 08/746,547 filed November 13, 1996 and entitled "Processor Having a Replay Architecture."

Please edit the paragraph beginning on page 3, line 19 as follows:

~~Fig. 3 is a~~ Figs. 3a-b are block diagram diagrams illustrating a store buffer and a load buffer according to example embodiment of the present invention.

~~Fig. 4 is a diagram~~ Figs. 4a-b are diagrams illustrating an example memory dependency according to an embodiment of the present invention.